Home |
Search |
Today's Posts |
#1
![]() |
|||
|
|||
![]()
Hi!
I need help understanding a conventional phase/frequency detector.I consists of 6 two input NAND gates and 3 three input NAND gates.It compares the phase and generates UP and DOWN signals.I was wondering why the dead zone is high specially when there is a large reset delay path. Deepthi |
Reply |
Thread Tools | Search this Thread |
Display Modes | |
|
|
![]() |
||||
Thread | Forum | |||
Phase frequency Detector | Homebrew | |||
Phase differences in direct conversion receivers | Homebrew |